Find Jobs
Hire Freelancers

Blockchain

$30-250 AUD

Closed
Posted over 3 years ago

$30-250 AUD

Paid on delivery
Need to create a chain of blocks using SHA-256 hashes using VHDL.
Project ID: 27886953

About the project

3 proposals
Remote project
Active 3 yrs ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs
3 freelancers are bidding on average $227 AUD for this job
User Avatar
Dear sir I have more than 10 years experience in digital design using vhdl and I fully understand sha 256, please message me so that we can discuss
$250 AUD in 1 day
4.9 (430 reviews)
7.9
7.9
User Avatar
Hi, I am Mtech graduate from IIT Roorkee and working on Hardware Description Languages Verilog and VHDL for the past 3 years. I have done many Digital system design projects using RTL design and FSM and had a working experience on Xilinx FPGA boards. This is going to be my seventeenth project in freelancer and i promise to deliver the best as per your need in short time. You can refer to my portfolio item "sequence detection 101" designed using finite state machines and "VHDL code" written at https://www.freelancer.com/u/vinendra77 Thank you
$230 AUD in 5 days
5.0 (6 reviews)
2.4
2.4
User Avatar
Budget Negotiable Dear Client , I am very hard-working person who can work for long time, for my respected Clients I assure you won't regret giving this task to me .I never left the work in the middle and provide good quality of work. Trust on me and give a chance to our team. I hope to work on your projects soon. I am sure you will not be disappointed. - Expertise in Developing UVM/System Verilog based testbench from scratch - Skilled at Developing Testplan, Testcases, Track and Debug bugs in Design - Experience in writing Coverage and Assertion in System Verilog - Experience in IP blocks implementation using VHDL and Verilog - Experience in Ultra Low Power & Generic Design Development - Experience in Developing of Design Specification, Micro Architecture & Integration Guide - Experience in Developing SystemC TLM model - Communication IP’s protocol like SPI, UART, I2C, USB2.0, USB3.0 and BLE Controller, Ethernet - Good Experience of AXI3 & Wishbone SoC Bus - Good Design Experience of IP’s like GFSK Modem, CRC16, RAM Controller - Strong understanding of digital design - Exposure to STA ,Synthesis & DFT Thanks & Regards Arun kumar.
$200 AUD in 7 days
5.0 (2 reviews)
1.4
1.4

About the client

Flag of AUSTRALIA
Sydney, Australia
5.0
2
Payment method verified
Member since Aug 24, 2020

Client Verification

Other jobs from this client

VHDL code for blockchain
$30-250 AUD
Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.