Testbench mux verilog jobs

I want to Hire I want to Work

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    Apply Filter
    2,000 testbench mux verilog jobs found, pricing in USD
    Verilog, testbench, modelism Ended

    Verilog Simulation and Testbench Modification Project I am looking for a freelancer who can assist me with a Verilog simulation project. Specifically, I need someone who can modify an existing Verilog code to create a basic level testbench. I have two codes: Clock divider, 7segemnt, and I need to apply them Required Skills and Experience: - Strong proficiency in Verilog programming language - Experience with Verilog simulation and testbench design - Familiarity with ModelSim tool or equivalent - Ability to communicate effectively and work collaboratively If you have the necessary skills and experience, please apply for this project.

    FPGA Verilog / VHDL
    $51 (Avg Bid)
    $51 Avg Bid
    3 bids
    Bid now
    Two players pong game Ended

    Simulation and implementation of two players pong game under some constraints in Verilog.

    FPGA Verilog / VHDL
    $150 (Avg Bid)
    $150 Avg Bid
    5 bids
    Bid now
    System Verilog VHDL Ended

    Implementation of a Moore finite state machine with 2 - 4 D-FlipFlops simulating a control system. Design.v and testbench.v needed.

    C Programming Electrical Engineering Microcontroller Software Architecture Verilog / VHDL
    $128 (Avg Bid)
    $128 Avg Bid
    21 bids
    Bid now
    Verilog implementation of adam method Ended

    I will implement it in one week

    Altera Quartus ASIC Digital ASIC Coding FPGA Verilog / VHDL
    $61 (Avg Bid)
    $61 Avg Bid
    1 bids
    Bid now
    Feedback Power on Ended

    Hello, I need code that turns on an 80% duty cycle when the feedback voltage drops below 1.5 V. I also need the voltage to be displayed on a LCD display. I need it coded in verilog to work with a DE-10 lite board.

    Engineering FPGA FPGA Coding Microcontroller Verilog / VHDL
    $169 (Avg Bid)
    $169 Avg Bid
    12 bids
    Bid now
    design.v and testbench. Ended

    This comes with the following: + design.v and testbench.v for the system Thank you.

    3D Design 3D Modelling 3D Rendering Advertisement Design Banner Design
    $100 (Avg Bid)
    $100 Avg Bid
    1 bids
    Bid now
    System Verilog VHDL security system code -- 2 Ended

    Project for a simple security system design in System Verilog code, design and testbench.

    C Programming Electrical Engineering Microcontroller Software Architecture Verilog / VHDL
    $167 (Avg Bid)
    $167 Avg Bid
    22 bids
    Bid now
    transmitting data from FPGA to PC Verilog UART FPGA USB Ended

    I am looking for someone to develop a project that will allow data to be transmitted from my Field Programmable Gate Array (FPGA) to a PC. The connection type that should be used is USB and the language used to communicate must be Verilog. Data that needs to be transmitted is text only. I need a detailed solution that can handle transmission of data in a smooth, consistent manner. It should be able to identify events and their associated data while being reliable and efficient. The hardware and software involved should be thoroughly tested and debugged. The solution should also be documented and include any necessary reports/specifications. The project should be delivered in a timely fashion.

    Electrical Engineering Electronics FPGA Microcontroller Verilog / VHDL
    $52 / hr (Avg Bid)
    $52 / hr Avg Bid
    6 bids
    Bid now
    Single clock process design based on RISC-V ISA Ended

    I am looking for a freelancer to design a single clock process based on RISC-V ISA using Verilog. The clock process design must have the following specific features and functionalities: The project only requires the implementation of the base RISC-V ISA, without any specific extensions. The ideal freelancer must be skilled and experienced in Verilog and have a deep understanding of RISC-V ISA. Additionally, I would prefer someone who has previously worked on similar projects and can provide examples of their work.

    Electrical Engineering Electronics Engineering FPGA Verilog / VHDL
    $11 (Avg Bid)
    $11 Avg Bid
    2 bids
    Bid now
    Trophy icon MUX Sign Writing Ended

    Hi there Im looking for some ideas for a large stickers I can put on my car that will be catchy and will stand out. Its the name of my new youtube channel which will be used for off road adventures in Australia. I want a sign that will pop and be eye catching. Th e Name of my channel are "Voetspore through OZ" and I was thinking to have the name incorpated on Tyre track prints as the background of the name. Im open to colour selection. I have uploaded photos of the car so we can see how it will look on the car. These pics I have attached is only for the idea that we like but please be creative and lets creative something amazing.

    Graphic Design Illustration Illustrator Logo Design Photoshop
    $46 (Avg Bid)
    Guaranteed
    $46
    74 entries
    Enter now
    Need to find a behavioral module that incorporates all of the methods used to implement true addition and true subtraction with test bench module Ended

    I am looking for a freelancer who can help me find a behavioral module that incorporates all of the methods used to implement true addition and true subtraction with a test bench module. The ideal candidate should have experience in Verilog and be able to work on a project with some design preferences. The test bench module should have a basic level of complexity.

    Electrical Engineering Electronics Engineering Microcontroller Verilog / VHDL
    $11 (Avg Bid)
    $11 Avg Bid
    15 bids
    Bid now
    Basys 3 Verilog Gas detector with buzzer Ended

    I am looking for a freelancer to design a gas detector circuit using Verilog for the Basys 3 board. The detector should be able to sense Carbon Monoxide gas. I have a rough idea of what I want. The buzzer alarm does not have any specific requirements, but it should be loud enough to be heard. The ideal skills and experience for this job include proficiency in Verilog, knowledge of gas detection circuit design, and experience with the Basys 3 board.

    Electrical Engineering Electronics Engineering Microcontroller Verilog / VHDL
    $46 (Avg Bid)
    $46 Avg Bid
    6 bids
    Bid now
    Digital control of buck converter Ended

    I need to control the buck converter using a current mode control in digital form. That means i need to use digital PI, ADC converter, Digital PWM. For these digutal controlling parts I have to write verilog codes or have to use IP's in vivado to implement on FPGA. At the end I need to do PCB design for the buck converter and after that I have to combine them and observe the results on oscilloscope.

    Electrical Engineering FPGA Coding MATLAB PCB Design and Layout Verilog / VHDL
    $88 (Avg Bid)
    $88 Avg Bid
    6 bids
    Bid now
    Car elevator controller Ended

    Hello! I am in need of a freelancer to help me with a project creating a car elevator controller. The controller will be created using Vivad Verilog code and fpga implementation. I am looking for someone who can provide a detailed project proposal in their application. It is also important they have past work and experience in the same field. I won’t need any type of remote access for this project so please do not include any advice on that as part of your proposal. If you believe you are suited for this project and would be interested in working with me, please apply and include your detailed project proposal. I look forward to hearing from you!

    Electrical Engineering Engineering FPGA Microcontroller Verilog / VHDL
    $176 (Avg Bid)
    $176 Avg Bid
    10 bids
    Bid now
    System Verilog code for sequential multiplier and floating point multiplier Ended

    I am looking for help with creating a System Verilog code for a sequential multiplier and a floating point multiplier. For the multiplier, I would need both types: sequential and floating point. The verification of the functionality is required. I am necessary looking for an experienced engineer who truly understands what's needed for this requirement and can efficiently and quickly develop the code for it.

    Assembly Electrical Engineering Engineering FPGA Verilog / VHDL
    $176 (Avg Bid)
    $176 Avg Bid
    15 bids
    Bid now
    Elevator verilog Ended

    As part of a development project, I need help designing verilog code on Xilinx. I'm looking for experienced freelancers with the technical skills to properly implement the design. I need complete control when it comes to providing feedback and making sure the progress is on track. The right candidate should have a solid track record and demonstrate their expertise in the same field before applying to the job.

    Electronics Engineering FPGA LabVIEW Verilog / VHDL
    $149 (Avg Bid)
    $149 Avg Bid
    6 bids
    Bid now
    VHDL 1st in 1st out Project Ended

    I'm looking for a VHDL 1st-in 1st-out (FIFO) project to be completed. I need a Verilog code to complete the FIFO example. Also, syntax is very important, therefore, I am attaching an example (LIFO) to illustrate the syntax.

    Electrical Engineering Verilog / VHDL
    $22 (Avg Bid)
    $22 Avg Bid
    4 bids
    Bid now
    GoLang Developer Ended

    Looking for a GoLang Developer with experience on following GO concepts (Gorilla Mux, GIN, Slices, Maps, Structs, Interfaces, GoRoutines, GoKit, Go-Hystrix, Godoc, Godep, GO Modules etc) And Past experience on any GOLANG Project

    Golang Kubernetes
    $281 (Avg Bid)
    $281 Avg Bid
    10 bids
    Bid now
    Verilog Code Ended

    write a verilog code for a straight line equation y=mx+c where all m,x and c are 32 bit and even after arithmetic operations between m,x,cand y the final values should always be truncated to 32 bit(for example m*x gives a 64 bit value which has to be truncated to 32 bit after the multiplication) . The final value should be in 4.28 format [i.e.,4 for integer part and 28 for decimal part(fractional part)] . In the integer part one bit will be for sign and there are left with 3 more bits which can have a maximum value till 7, and the decimal part consists of 28 bits ,so the value will be + or - 7.9 for 4.28 m and x should take decimal values

    FPGA FPGA Coding Verilog / VHDL
    $29 (Avg Bid)
    $29 Avg Bid
    8 bids
    Bid now
    GitLab CI scheme to run full secure job Ended

    I need to use GitLab CI to check for students' work assignment (language VHDL (run with GHDL) if that matters). The idea is that I have a "secret" testbench, which is compiled with student's code (submitted as git commit to GitLab), and the job needs to check if the submission passes the test. There must be zero possibility for the student to misuse the GitLab to get access to the secret code. Preferably the secret code is stored and run in a separate computer (than gitlab-runner). Deliverables: - Description how the objectives are met - Installation instructions (if any) - Example project with CI pipeline - Source codes of customized scripts / code (C or C++ allowed). Please note: - GitLab CI allows to run arbitrary code in the CI-job, thus the student wi...

    Continuous Integration GitLab Software Architecture Verilog / VHDL Web Hosting
    $543 (Avg Bid)
    $543 Avg Bid
    13 bids
    Bid now
    BCD multiplier , Verilog HDL Ended

    BCD multiplier development using Verilog HDL for Xilinx FPGA technology Input/Output Format: - Desired input/output format is Binary Testbench: - Testbench required for the Verilog code Ideal Skills and Experience: - Proficiency in Verilog HDL - Experience in BCD multiplier development - Expertise in Xilinx FPGA technology - Familiarity with Binary input/output format - Ability to create a testbench for Verilog code Goals: - Develop a functional BCD multiplier using Verilog HDL - Ensure the Verilog code passes the testbench - Optimize the design for Xilinx FPGA technology.

    Electrical Engineering Electronics FPGA Microcontroller Verilog / VHDL
    $96 (Avg Bid)
    $96 Avg Bid
    22 bids
    Bid now
    Verilog Code Programmer Ended

    Design a push-button door lock that uses a standard tele-phone keypad as input.

    Electronics Verilog / VHDL
    $10 / hr (Avg Bid)
    $10 / hr Avg Bid
    11 bids
    Bid now
    To verify and amend Javascript code Ended

    ...this plug-in is to provide a front-page to a student to get all column data (total 10 columns) based on the 4-column filtering these students provide (). I would therefore suggest if the mentioned code snippet is what I have demanded? If not, I would prefer the freelancer to provide his/her own amendments in this code to fulfil my objective. Second, he/she is required to provide me testbench to test the filteration process such that I am able to download the CSV file filtering the data based on the required 4 search filters. Note1: My ultimate goal is to design a wordpress website where I must put this javascript plugin. However, in this task, I just need a javascript code snippet. Note2: I would like the freelancer to convert the into file in order for

    HTML JavaScript MySQL Python WordPress
    $21 (Avg Bid)
    $21 Avg Bid
    20 bids
    Bid now
    Electronics Engineer fluent in Xilinx ISE with Good report Writing skill Ended

    Hello! I am looking for an experienced Electronics Engineer with a strong background in ...strong background in Xilinx ISE and a good report writing skill. The job duration is a short-term period that is less than 1 month. Expert level programming knowledge is required as well as technical document assistance. If this job opportunity is of interest, please do not hesitate to reach out! I look forward to hearing from you. The task is to Simulate a design with the aid of a “graphical testbench” (also known as a “Test Bench Waveform” file), using the Xilinx ISE v10.1.03 software. You must set the colour scheme of your simulation waveforms to the "Classic" colour scheme, via the ‘Edit’ → ‘Preferences...’ → ‘ISE ...

    C Programming Electrical Engineering Electronics Engineering
    $180 (Avg Bid)
    $180 Avg Bid
    12 bids
    Bid now
    Looking an Experienced FPGA Developer for UFS Host device -- 4 Ended

    using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C

    C Programming Electronics FPGA Microcontroller Verilog / VHDL
    $35833 (Avg Bid)
    $35833 Avg Bid
    6 bids
    Bid now
    I need a working verilog code for a project called 32 bit microprocessor with using an FPGA board Ended

    I need a full verliog code that will output a "32-bit microprocessor using an FPGA board" 1. High level text description to describe HOW you are implementing your project. 2. DETAILED Block Diagram(s) showing design and detailed interconnections. 3. List of tasks completed 4. List of things I need to simulate, debug, and demonstrate 5. Data sheets for each IC used in your design. 6. Worst Case analysis - show tables / spread sheets in progress in process for Noise margin, Loading, Timing 7. I WILL NEED A VIDEO EXPLAINING HOW THE CODE WORKS (IN ENGLISH) 8. ALSO PICTURES OF THE CODE RUNNING SMOOTHLY NO PLAGIARISM PLEASE PLEASE COME UP WITH YOUR OWN CODE

    Electrical Engineering Electronics FPGA Microcontroller Verilog / VHDL
    $32 (Avg Bid)
    $32 Avg Bid
    4 bids
    Bid now
    Technical expert (Xilinx Vivado) Ended

    We are Hiring Technical expert (Xilinx Vivado) Position: Academic Technical expert Freelancer Experience: 2+ years Qualification: Masters or Doctorate in Electronics & Communication Engineering Skills Required: Turbo Decoder VLSI Xilinx Vivado FPGA Verilog Machine learning Specific area: Need a Verilog, Xilinx Vivado and Machine learning expert Time: Part-time/Freelance Job Description: Require a Freelancer, who can do coding will be done on Xilinx Vivado. Implementation will be done on FPGA using Verilog/ system Verilog language

    FPGA Machine Learning (ML) Verilog / VHDL Very-large-scale integration (VLSI)
    $315 (Avg Bid)
    $315 Avg Bid
    14 bids
    Bid now
    SytemVerilog Ended

    System verilog information provided in the doc file

    Electrical Engineering FPGA Verilog / VHDL
    $122 (Avg Bid)
    $122 Avg Bid
    16 bids
    Bid now
    LIN Bus controller FPGA Ended

    ...candidates should include past work in their application and provide relevant experience related to this project. Any working code previously developed is a plus. Deadline for the delivery 20th April 2023. A quotation is required, together with the proof of previous expertise of the working code already developed It will be required to 1. deliver VHDL source code for LIN master bus controller 2. testbench with a Verification module, or any other sort of mechanism to emulate a node 3. Integration and testing of a simple test code on hardware provided by us 4. documentation...

    Automotive Electronics FPGA Verilog / VHDL
    $1310 (Avg Bid)
    $1310 Avg Bid
    22 bids
    Bid now
    HART Analog I/O Gateway/MUX design/build Ended

    Looking for a partner to consult on design/build of HART AI/AO gateway/multiplexor. Please do not respond if you do not have 1 year hands on experience with this domain. Design/build a HART gateway HAT for RPi (& its variants) with signal pass-thru (both in/out), supporting HART/IP, WirelessHART, ISA100 Wireless, MBTCP server. Only 1 type service at a time. The server shall support multiple (min 8) managed connections. There should be min 8 AI channels on HAT, each supporting HART multi drop and standard 4-20mA inputs. The DD/EDDL/FDI file types of HART device vendors shall be supported. PACTWARE compatible & multiple stackable HATS. The use of pins of RPi must be approved by us. you may use existing dev kits from analog devices, ST, Microchip etc., but ensure the ready availabil...

    Embedded Systems Microcontroller PCB Layout PLC & SCADA Raspberry Pi
    $1125 (Avg Bid)
    $1125 Avg Bid
    2 bids
    Bid now
    Private project or contest #36165749 Ended

    Please Sign Up or Login to see details.

    GitHub Golang HTML Software Architecture Software Development Web Application
    Featured NDA
    Bid now
    SOC technology porting engineer Ended

    Europe, Italy timezone preferred. Lead the activity for porting FPGA design to Silicon technology (memory replacement, ...) Carry on simulations of the updated RTL design to check that the functionality remains unchanged Execute static and formal verification of RTL code using appropriate tools Run trial synthesis on the RTL design and check the timing violations Lead the act...tools Run trial synthesis on the RTL design and check the timing violations Lead the activities for SoC sub-block Static Timing Analysis. Required Skills (expert): VHDL language Digital ASIC design flow Use of digital simulations with standard industry simulators (Mentor QuestaCore) Static and formal RTL verification (e.g. Synopsys Spyglass) Synthesis tools (e.g. Cadence Genus) UVM and System Verilog test...

    ASIC Electrical Engineering Electronics Verilog / VHDL
    $20 - $40 / hr
    Sealed NDA
    $20 - $40 / hr
    8 bids
    Bid now
    Sound Detection Sensor to turn on LED on FPGA DE1 SoC Board Cyclone V Ended

    Hi, can you help me out to code Verilog coding for the sound detection sensor for turning on the LED on DE1 SoC Cyclone V board?

    Arduino Electrical Engineering FPGA Microcontroller Verilog / VHDL
    $25 (Avg Bid)
    $25 Avg Bid
    18 bids
    Bid now
    Project for Ahmed K. Ended

    Hi Ahmed K., I noticed your profile and would like to ask for help with debugging a verilog project. We can discuss any details over chat.

    Algorithm Android Artificial Intelligence Matlab and Mathematica Research Writing
    $50 (Avg Bid)
    $50 Avg Bid
    1 bids
    Bid now
    Project for Sardar Hasnain A. Ended

    Hi Sardar Hasnain A., I noticed your profile and would like to ask for help debugging a verilog project on vivado. We can discuss any details over chat.

    C Programming Electrical Engineering Electronics Engineering Microcontroller
    $50 (Avg Bid)
    $50 Avg Bid
    1 bids
    Bid now
    VLSI Implementation of Turbo Coder for LTE using Verilog HDL Ended

    Turbo codes are error correction codes that are widely used in communication codes exhibits high error correction capability as compared with other error correction codes. This paper proposes a Very Large Scale Integration (VLSI) architecture for the implementation of Turbo decoder. Soft-in-soft out decoders, interleavers and deinterleavers is used in the decoder side which employs Maximum-a-Posteriori (MAP) algorithm. The number of iterations required to decode the information bits being transmitted is reduced by the use of MAP algorithm. For the encoder part, this paper uses a system which contains two Recursive convolutional encoders along with pseudorandom interleaver in encoder Turbo encoding and decoding is done using Octave, Xilinx Vivado, Cadence system is implemented and synthe...

    Electrical Engineering Electronics FPGA Verilog / VHDL Very-large-scale integration (VLSI)
    $106 (Avg Bid)
    $106 Avg Bid
    4 bids
    Bid now
    Create a CRUD+Auth API in Golang using mongodb as a database using gorila mux framework in 3 days Ended

    Replace fiber framework into pdf with mux framework

    API Development Backend Development Golang Microservices MongoDB
    $24 (Avg Bid)
    $24 Avg Bid
    9 bids
    Bid now
    Altium Designer PCB designer Ended

    Project to be created in Altium Designer - Pcb is simple breakout board using MUX switch CD74HC4067 -(The CD74HC4067 is a 16-Channel Analog Multiplexer/Demultiplexe) The outputs are being routed to the jst Connectors. DFX outline for file will be supplied.

    Arduino Electrical Engineering Electronics Microcontroller PCB Layout
    $67 (Avg Bid)
    $67 Avg Bid
    5 bids
    Bid now
    Understanding of FPGA for a report Ended

    I want someone who understands FPGA, Vivado, Verilog, VHDL etc for a report

    Electrical Engineering Electronics FPGA Microcontroller Verilog / VHDL
    $73 (Avg Bid)
    $73 Avg Bid
    6 bids
    Bid now
    I have multiple tasks for Electrical Engineers Ended

    Hi, How are you doing. I am looking for electrical engineers to work on multiple tasks in following areas: • Embedded C Programming. • VHDL/Verilog, LABView/ Multisim/PSPICE • Network Simulator NS2/NS3 • Microcontroller like Arduino, Raspberry Pi, FPGA, AVR, PIC and STM32. • IDEs like Keil MDK V5, ATmel studio and MPLab XC8. • PLCs / SCADA • PCB Designing-Proteus, Eagle. • IOT Technologies like Ethernet, GSM GPRS. • HTTP Restful APIs connection for IOT Communications. I am looking for long term work relationship. New freelancers are warmly welcomed. Important Note: I need dedicated freelancers who strictly follow the deadline and give me good quality work without any plagiarism.

    C Programming Electrical Engineering Electronics Microcontroller Verilog / VHDL
    $149 (Avg Bid)
    $149 Avg Bid
    42 bids
    Bid now
    Implementation of Gradient Descent Optimization Algorithms on FPGA in Verilog language which is synthesizable. Ended

    Hi Moaz Khaled Feriz K., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    Altera Quartus ASIC Digital ASIC Coding FPGA Verilog / VHDL
    $54 (Avg Bid)
    $54 Avg Bid
    1 bids
    Bid now
    fpga video processing pipeline. -- 2 Ended

    ...generator, where scanline parameters are passed as input wires : scanline color, scanline thickness, scanline interval 5. output is overlayed by the bitmap OSD with the same resolution as output format Requirements : aside from the DDR memory interface, or PLL no vendor or encrypted IP blocks can be used, for example no Altera/Intel video pipeline. Everything must be in written verilog source code. Must include verilog testbench that will accept input picture(in any format) and produce resulting picture(in any format). suggested pipeline i/o ports: Sysclk, [23:0] RGBin, HSin,VSin,DEin, Clkin [23:0] RGBout, HSout, VSout, DEout, Clkout [31:0] parameters[0:...] (whatever count is required). all needed memory interfaces signals to the memory multiplexer. Any dev b...

    Electronics FPGA Verilog / VHDL
    $2000 (Avg Bid)
    NDA
    $2000 Avg Bid
    1 bids
    Bid now
    Verilog project for image de-hazing (using dark channel prior algorithm) Ended

    ...create a verilog code for image dehazing. The image is converted into a text file using Matlab(all pixel values are converted into corresponding hexadecimal values). This text file is given as the input to the verilog program. First we need to find the minimum of RGB value of each pixel and create a matrix. Then we need to consider a small window/mask in the new matrix and find the minimum of that mask and sweep the mask through the entire new matrix to create the darkchannel image. Then by using the equations using the darkchannel prior algorithm we need to recreate a haze free image. (the output of the verilog code will be a text file and is recreated into an image using Matlab. I am attaching a reference paper. I just need to get the basic dehazing part fro...

    Electrical Engineering FPGA FPGA Coding Image Processing Verilog / VHDL
    $106 (Avg Bid)
    $106 Avg Bid
    6 bids
    Bid now
    line following bot Ended

    I need code for my bot who follow the given line using line sensor. this code should be written in verilog language and fpga cyclone 4 is used as board.

    FPGA FPGA Coding Microcontroller Verilog / VHDL
    $14 (Avg Bid)
    $14 Avg Bid
    4 bids
    Bid now
    I need a verilog project- single image dehazing using dark channel prior Ended

    dark channel prior basically computes the minimum of rgb values present in a single pixel and assigns that value to the pixels. Once that is done, a patch of pixels is taken and the minimum is taken after which all the pixels in that patch are assigned the new minimum value. The input is a hex file of coloumn form and output is another hex file

    Software Architecture Verilog / VHDL
    $88 (Avg Bid)
    $88 Avg Bid
    4 bids
    Bid now
    INTERVIEW PREPARATION GUIDE ! Ended

    I am a verification engineer in Bangalore India, and preparing for Top Semiconductor Companies Interview Process like INTEL, NVIDIA , GOOGLE , Qualcomm, NXP Semiconductors , SAMSUNG and many more etc. So I am looking for a verification expert ...showcase me your skills . So that after gaining knowledge with your help I can crack any company interviews . I want all types of problem solving questions to be covered including puzzles as well . Kindly ping me here if you help me out with above . Kindly provide all types of possible questions which a company can ask in a interview , I need a kind of Question Bank. Mandatory Skills : Verilog , System Verilog, UVM , Functional Coverage , Code Coverage , Assertions , Constraints , Digital Electronics and FSM problem Solving questi...

    Electronics Verilog / VHDL
    $2427 (Avg Bid)
    $2427 Avg Bid
    1 bids
    Bid now
    XTEA Light Encryption-Decryption Engine Ended

    In this project students are aske...the required form. It is important to convert the floating-point format of the coefficients to an integer format and other operations such as multiplication and addition must consider this conversion process as well. It is required from the group to do the following 1- Develop the C and the VHDL code, to be run both in NIOS II. 2- Test the VHDL code in ModelSim using testbench. The student is required to develop the testbench VHDL code. Also, to generate a run with arbitrary values for inputs for testing purpose. 3- Use the Quartus beside the Platform (Qsys) applications to develop the Nios II processor and the custom XTEA hardware accelerator interfaced together. 4- Measure comparatively the time it takes to compute a 32rounds of XTEA encr...

    C Programming C++ Programming Electronics Microcontroller Verilog / VHDL
    $492 (Avg Bid)
    $492 Avg Bid
    16 bids
    Bid now
    Build verilog simulations Ended

    Two tasks based on verilog, serial adder and RTL for APB based protocol. More information will be shared later. Deadline - 2days[maximum] Price - 75AUD

    Electrical Engineering Electronics FPGA Microcontroller Verilog / VHDL
    $79 (Avg Bid)
    $79 Avg Bid
    2 bids
    Bid now
    I need a Verilog/Vivado expert Ended

    Im working on a Simon Says project that needs to be implemented on a Xillinx FPGA. It alsof includes memory, FSM

    Electronics FPGA Microcontroller Verilog / VHDL
    $39 (Avg Bid)
    $39 Avg Bid
    10 bids
    Bid now
    I need a Verilog/Vivado expert -- 2 Ended

    Im working on a Simon Says project that needs to be implemented on a Xillinx FPGA. It alsof includes memory, FSM

    Electronics FPGA Microcontroller Verilog / VHDL
    $37 (Avg Bid)
    $37 Avg Bid
    3 bids
    Bid now
    Showing 101 to 150 of 2,000 entries
    Results per page