Verilog / VHDL jobs

I want to Hire I want to Work
About Verilog / VHDL
Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Hire Verilog / VHDL Designers

Filter

My recent searches
Filter by:
Budget
to
to
to
Skills
Languages
    Job State
    Apply Filter
    241 jobs found, pricing in ZAR
    build a very simple MIPS code 5 days left

    I need a simple MIPS code. I will send you the task. I need it in an hour.

    Assembly C Programming C++ Programming Java Verilog / VHDL
    R247 (Avg Bid)
    R247 Avg Bid
    9 bids
    Bid now
    FPGA Design and Asic 4 days left

    Hi there Please check the document

    Electrical Engineering Electronics Engineering FPGA Verilog / VHDL
    R432 / hr (Avg Bid)
    R432 / hr Avg Bid
    8 bids
    Bid now
    FPGA Design 4 days left

    Hi there Please check the document!

    Electrical Engineering Electronics Engineering FPGA Verilog / VHDL
    R187406 (Avg Bid)
    R187406 Avg Bid
    6 bids
    Bid now
    Floating Point on DSP48E1 4 days left

    I need to implement floating point single precision algorithm (add,sub,mul,div)(standar IEEE754) on unit DSP48E1. I need a File Register on 48bit, a priority encoder on 32b, an exponent unit where is stock the sign and exponent and a sequencer(Delay Mealy automata) who give the comand to DSP. Can anybody help me? Thank you!

    FPGA Verilog / VHDL
    R2907 (Avg Bid)
    R2907 Avg Bid
    6 bids
    Bid now
    MIPS Computer Design by Verilog HDL 3 days left
    VERIFIED

    I have Computer engineering project to design Single Core ad Single Bus CPU, to built in Verilog HDL

    Assembly Digital Design Engineering FPGA Verilog / VHDL
    R1642 (Avg Bid)
    R1642 Avg Bid
    17 bids
    Bid now
    need to implement an ieee paper using verilog or vhdl. -- 2 3 days left

    would like to get the implementation of given ieee paper using verilog/vhdl within 15 days

    Verilog / VHDL
    R1526 (Avg Bid)
    R1526 Avg Bid
    7 bids
    Bid now
    200418_Verilog 3 days left
    VERIFIED

    All code is written/run on the Quartus Prime version 16 environment =========================================== You have to know Verilog. Please bid only if you know Verilog perfectly Deadline: 72 hours

    Electrical Engineering Electronics Verilog / VHDL
    R617 - R987
    Sealed
    R617 - R987
    4 bids
    Bid now
    Conceive SDR GnuRadio blocs 3 days left
    VERIFIED

    This project aims at conceiving GNU-Radio blocs for receiving / transmitting modulated radio messages using Software Defined Radio (SDR). I need a software component lib called "gr-beaglesdr" of a software-defined radio receiver and transmitter combined with suitable hardware device BeagleSDR. It can be used to listen to or display data from a variety of radio transmissions and also send...

    Electrical Engineering Electronics Linux Microcontroller Verilog / VHDL
    R8627 (Avg Bid)
    R8627 Avg Bid
    4 bids
    Bid now
    Implementing Bit stuffing in verilog 3 days left

    Bit stuffing is the process of inserting non-information bits into data to break up bit patterns to affect the synchronous transmission of information. For a serial sequence 10111110; a stuff bit '0' should be added after every 5 consecutive 1's and vice versa when there are consecutive 0's

    Electrical Engineering Engineering FPGA Microcontroller Verilog / VHDL
    R371 (Avg Bid)
    R371 Avg Bid
    10 bids
    Bid now
    Edge detection by using laplacian 2 days left

    I want a freelancer for making a project who have strong knowledge of mpi and Openmp c++.If any one interested let me know so we can discuss it further Your task is to implement an initial serial version of the program, where it takes an image as an input and then produces an output image after applying the stencil matrix(Laplacian ) on the input image. Then, you should try to optimize the co...

    C Programming C++ Programming CUDA Software Architecture Verilog / VHDL
    R1828 (Avg Bid)
    R1828 Avg Bid
    1 bids
    Bid now
    plc program and hmi design Simulation 2 days left

    I have Program pLc program and Hmi design for academics project just to simulating the code with software need basic help

    Electrical Engineering Electronics Engineering Microcontroller Verilog / VHDL
    R247 (Avg Bid)
    R247 Avg Bid
    15 bids
    Bid now
    develop Simple SW to write on the IC Card/Server 2 days left

    I have IC cards or integrated chip cards that i needed to write on them. So, i am looking for simple SW and support for successful testing of this beta version design. My design and solution is almost the same as access control however it has its own different use cases. So, let’s assume that I need to create SW solution for access control within a hotel or company using IC card i...

    C Programming Electronics Microcontroller PCB Layout Verilog / VHDL
    R3505 (Avg Bid)
    R3505 Avg Bid
    4 bids
    Bid now
    translate C++ code in systemc. 2 days left

    translate c++ code in systemc and implement constrained random verification methodology.

    C Programming C++ Programming Software Architecture Verilog / VHDL Very-large-scale integration (VLSI)
    R333 (Avg Bid)
    R333 Avg Bid
    4 bids
    Bid now
    build a software 2 days left

    translate c++ code in systemc. and implement constrained random varification methodology.

    C++ Programming Software Architecture Verilog / VHDL Very-large-scale integration (VLSI)
    R531 (Avg Bid)
    R531 Avg Bid
    2 bids
    Bid now
    Create a DLX Data Path Using VHDL 2 days left

    Looking for an experienced person that understands computer architecture and VHDL language to complete this task. The project will require you to create simulation files of each task that's asked in the attached document to verify it works properly. The code needs to be neat and commented in a way that explains what is happening in the code.

    Assembly FPGA Microcontroller Software Architecture Verilog / VHDL
    R2197 (Avg Bid)
    R2197 Avg Bid
    8 bids
    Bid now
    build a software 1 day left

    translate a C++ code in systemc module.

    C Programming C++ Programming Verilog / VHDL
    R383 (Avg Bid)
    R383 Avg Bid
    3 bids
    Bid now
    convert the C++ language code in systemc. 1 day left

    you have to translate C++ code in systemc language.

    C Programming C++ Programming Software Architecture Verilog / VHDL
    R407 (Avg Bid)
    R407 Avg Bid
    3 bids
    Bid now
    Do VHDL project on the ModelSim 1 day left
    VERIFIED

    I want to do a VHDL project on ModelSim, all what you need will be in the attached document, i will need a report for the whole project ( explaining every file in the project and what it does ). I want phase 1 ( Design ) ASAP and the rest of the project within a week ( Maximum 10 days ). Please read the document carefully and if you have any questions contact me. Specify your price and time requir...

    Electrical Engineering Electronics Engineering FPGA Verilog / VHDL
    R1888 (Avg Bid)
    R1888 Avg Bid
    11 bids
    Bid now
    SoundLocator 1 day left

    Android development of app client to send (internet) sound and inertial sampling Hardware design of server (FPGA/SoC) to compute RT responses of precise positioning and navigation, taking into account multipath, doppler effect by movement, .. Also desiderable "roaming" to GPS coordinates to map position

    Android Electronics FPGA Java Verilog / VHDL
    R7640 (Avg Bid)
    R7640 Avg Bid
    14 bids
    Bid now
    Serializer & Desrializer Implementation using ZC706 and MTX 1 day left
    VERIFIED

    Serializer & Desrializer Implementation using ZC706 and MTX

    FPGA Verilog / VHDL
    R358 / hr (Avg Bid)
    R358 / hr Avg Bid
    6 bids
    Bid now
    Showing 1 to 20 of 241 entries
    Results per page

    Other jobs related to Verilog / VHDL

    vhdl and verilog, verilog vhdl freelance, vhdl verilog fpga, online vhdl verilog project bid, asic vhdl verilog freelance, outsource asic vlsi fpga verilog vhdl, paid engineering projects vhdl verilog, vhdl verilog outsourcing, pci vhdl verilog, part time freelance vhdl verilog, convert verilog vhdl, vhdl verilog asic freelancing, translate verilog vhdl, latest vhdl verilog, spi fpga vhdl verilog, design framer vhdl verilog, verilog vhdl converter, lcd hd44780 verilog vhdl code, w5300 verilog vhdl, fpga vhdl verilog, vhdl verilog need expert, convert vhdl verilog, verilog vhdl fpga, design spi interface fpga verilog vhdl, hub vhdl verilog, verilog vhdl perl, conversion verilog vhdl, vhdl verilog 2009, pci verilog vhdl, perl convert verilog vhdl,