Voice recorder project fpga jobs


My recent searches
Filter by:
    Job State
    5,854 voice recorder project fpga jobs found, pricing in ZAR

    ...required with good voice quality in English. Before you bid read all the information detail and carefully. - you must have enough knowledge about java. - you must have good speaking and explanation skill in English. - Teaching style should be an interactive and live example. - you must have screen recorder with a good quality

    R72 / hr (Avg Bid)
    R72 / hr Avg Bid
    5 bids

    ...required with good voice quality in English. Before you bid read all the information detail and carefully. - you must have enough knowledge about Apache Spark. - you must have good speaking and explanation skill in English. - Teaching style should be an interactive and live example. - you must have screen recorder with a good quality

    R60 / hr (Avg Bid)
    R60 / hr Avg Bid
    3 bids

    Hi Chris M., I noticed your profile and would like to offer you my FPGA project to combine analog and digital data from biosensors. We can discuss any details over chat.

    R419 / hr (Avg Bid)
    R419 / hr Avg Bid
    1 bids

    ...been drawn in Adobe Illustrator but I'm open to suggestions on the framework. The only involved elements would be that the app would include a tuner, a metronome & a recorder (similar to voice memos on the iPhone). An ideal developer would also have some musical experience so as to be familiar with the terminology used in content of app. Thank you.

    R6995 (Avg Bid)
    R6995 Avg Bid
    54 bids

    - call audio recorder - call history monitoring - sms history monitoring - send all info about sms and calls via API

    R15019 (Avg Bid)
    R15019 Avg Bid
    4 bids

    Synchronous control of 8 stepping motors with calculation of a trajectory of linear motion and circular motion with constant acceleration for CNC machine. SystemVerilog, FPGA Altera (IntelFPGA)

    R7127 (Avg Bid)
    R7127 Avg Bid
    8 bids

    For the non-profit GPLv3 Open Source Project [url removed, login to view] you are implementing a recorder functionality. It will be integrated into the App posted soon on Freelancer. UI Prototype: [url removed, login to view] The App has to work at least on a Lenovo Phab 2 Pro device. Deliverables: A GLVideoRendererActivity

    R20449 (Avg Bid)
    R20449 Avg Bid
    41 bids
    Academic writing 2 days left

    I need someone who is expert in academic writing and EE engineering communication and radar field and also embedded systems FPGA, the page's number will be around 50, and the topic and results and design are ready just need to be written.

    R1507 (Avg Bid)
    R1507 Avg Bid
    42 bids

    Error Correction Blocks Configuration (Viterbi+Reed Solomon) on an ARTIX7-200T FPGA supporting 200 Mbps is needed. The bidder must use open source or free Viterbi decoders-Reed Solomon en/decoders-(De)Interleavers-Pseudorandom number generators (PRBS). The Viterbi Decoder must be parameterizable (K=7, 1/2,3/4,7/8 puncturing etc.) and must support

    R7689 (Avg Bid)
    R7689 Avg Bid
    11 bids

    A (PSK) modulator/ demodulator for the ARTIX7-200 platform is needed. This project is a mere test for the abilities of the bidder. Several Add-On projects will follow. An PSK (BPSK, QPSK, OQPSK, 8-PSK) modulator/ demodulator for the ARTIX7-200 platform is needed. The PSK modulator must have a sampling rate selection between 1ksps-400 MSPS, The

    R7880 (Avg Bid)
    R7880 Avg Bid
    18 bids

    ...modify existing drivers based on Java to communicate with a FPGA based Bill validator from a Raspberry pi over USB. We previously modified existing java files to communicate with a bill validator that we later found out was using an old PSD based chip, whereas the new devices are based on FPGA chips. Our old code does not communicate with these newer

    R13416 (Avg Bid)
    R13416 Avg Bid
    14 bids

    We are developing FPGA using Amazon AWS F1 service. The source code was converted from systemc to verilog using Vivado HLS. Many FPGA tool related issues needs to have an expert to help us. Including: 1) FPGA timing closure constraint 2) Place & route issues. 3) Set up clock divider to CL logic. Potentially, we have a lot more work if you

    R634 / hr (Avg Bid)
    R634 / hr Avg Bid
    5 bids

    ...leads, already interested to join a 20 minutes online research study, they would get paid for. The research study would be recorded as a video through a downloadable screen-recorder/plugin. We will also like you to find more leads and ensure more research studies will be completed online. For each recorded research study you ensure people complete, we

    R4807 (Avg Bid)
    R4807 Avg Bid
    2 bids

    I need some help with my business. I want to a becomes femous boy bt my start up only 20 lakhs rupees 1,my dream is two drone camera and two camera and two video recorder 2,full trance DJ sistum and 10bass speakers 3,then advertising my sistum online and anything 4,kese kese earn high 1youtube2google3applaction4full show My best dream my show ticket

    R239149 - R597872
    R239149 - R597872
    0 bids

    I need a back end app for android which 1. Don't any design or interface. App should work in background 2. Record all calls 3. Save them to local phone storage 4. Email stored recording and then delete file 5. Need to pass me source code for Android Studio Sometime internet may be not available so if email sending is failed, it should try again next time.

    R667 (Avg Bid)
    R667 Avg Bid
    14 bids

    *****Read All Details First***** Don't Bid if you did not check requirement &...type=fetch&ip=(Any ID) Admin Link [url removed, login to view] Payment & Milestone Condition - You need to build and show me via screen recorder after that I'll create milestone. Don't bid if you are not agree with condition

    R2095 (Avg Bid)
    R2095 Avg Bid
    16 bids

    ...ZynQ SoC. Tool is Vivado 16.2 (SDK). At Ethernet interface (PS of ZynQ FPGA), mixed traffic is to be differentiated based on pre-defined IP and Ports and IP packets are to be routed to respective application. Rest all traffic (RAW Ethernet Frames) to be passed on to PL part (FPGA). This can be done by keeping Ethernet packets in DDR. And then AXI interface

    R5375 (Avg Bid)
    R5375 Avg Bid
    3 bids

    This is a research project where participants are repeating words and phrases they hear. There is a demographics, listening task, and speaking task. This is for the speaking task. We currently have 206 participants. Ideal Setup Steps: Participants get link to Qualtrics, a survey site Participants open Qualtrics Survey Participants hear an audio

    R2571 (Avg Bid)
    R2571 Avg Bid
    8 bids

    We need native English audio record...time: negotiated. Place: usually Yuexiu District or Haizhu District in Guangzhou. The pay is 300 RMB/WORK HOUR. (Removed by Freelancer.com Admin) We will contact you if your voice is suited. Note: The recording needn't to be long; about 2-3 minutes is [url removed, login to view] can even use your iPhone to make sample recording.

    R523 / hr (Avg Bid)
    R523 / hr Avg Bid
    16 bids