Currently looking for expert that can help me solve this problem. Video and image data will be store in SD card and slot in zynq7000soc. Create a Vivado vhdl program to read the data from the SD card and display the video and image on to the monitor through vga cable. Basic filtering implementation can be apply through button on the zynq.
Please contact me if you're an expert on vivado and xilink software. Need help on editing vhdl codes and running them
I'm building a license plate detection system, and concept has been proven using MATLAB. The current challenge is to implement the design on an Altera DE Board FPGA using VHDL. At this point, because of time constraints I like to ask for ur assistance in the following areas I seek someone who could help Implement the design on an FPGA.
This is the project: FSM, saving data blocks received via RS-232 with fixed baud rate in external RAM and extracting necessary byte from arbitrary address (selected by slide-switches). - I need VHDL code and Testbench. -Explain its behavior and parts. I am using ZedBoard ZYNQ SOC training , Xilinx Zynq-7000
...world. All my writings are 100% original and unique and i check all my work using Copyscape Premium before delivering to the clients. I am always available to discuss your project idea and offer fast turnaround on any work. My working language is English. Please have look at my portfolio and feel free to contact me. I am also willing to do paid samples
Code 1: Please suggest VHDL code to convert 4 bit binary code to 8 bit BCD and vice versa? Implement testbench? Code 2: Let's say one for an adder whose input is two numbers with 3 digits and the output is one 4 digit numbers using the BCD code corresponding to each digit is 4 bits BCD. Write VHDL code For this circuit requires a testbench and test
Hi, I run a small sales business in the video game industry. I am looking for someone with VHDL experience to assign pins on an FPGA board for an old video game system, to a new pre-designed break out board to allow the system to use HDMI. Please contact for details.
Design of FPGA to serve as a memory mapped resource for a local processor module. The processor interface is a memory mapped address/data bus. The FPGA design contains registers, counters and data path functions. System clock frequency is 25MHz. No internal processor is used within the FPGA. An external SRAM is required for expanded data storage. The target FPGA is the Microsemi ProASIC3E.
I need a vhdl program allowing FPGA to do aritmetic calculations with floating point values. For instance summing, substracting, dividing and multiplying 2 floating point number values as follows: (2.32 + 3.65; 2.32 - 3.65; 2.32/3.65 ; 2.32*3.65) Must be done using a Matlab Toolbox for Xilinx . This code should work on Xilinx Spartan 6.